Abstract-The paper introduces the family of quasi-direct converters, i.e., forced-commutated adddac converters including small energy storage devices in the dc link. In particular, the case of three-phase to three-phase quasi-direct converter is considered.
I. INTRODUCTION
ATRIX converters, originally introduced in [ 11, have M received considerable attention [2] - [4] due to their potentiality to provide direct aclac conversion without energy storage. However, they never tumed into wide application due to severe requirements: four-quadrant switches, critical timing, sensing of switch voltage and current, snubber circuits needed to absorb overvoltages coming from the inductive commutation. As a result, circuit efficiency and reliability are affected.
More popular is the indirect acldclac conversion by means of PWM rectifier-inverter systems with dc voltage link. As compared to matrix converters, these systems show improved reliability and allow a greater output voltage. In fact, they only call for unidirectional switches; moreover, a big tank capacitor in the dc link provides decoupling between the rectifier and the inverter, so that the two converters can be driven independently according to usual PWM techniques [5] , [6] , providing excellent input and output performances. However, the tank capacitor can be a critical component, especially for high-power or high-voltage applications, since it is large, heavy, and expensive. Moreover, it is normally the prime factor of degradation of the system reliability.
Quasi-direct converters are intermediate between the previous ones, since they include unidirectional switches and a small energy storage element. In particular, quasi-direct converters with dc voltage link have the same scheme as the corresponding indirect converter, but with a much smaller tank capacitor. A higher power density and improved reliability can therefore be obtained. Quasi-direct converters have the same output performances and component stresses as their indirect counterparts (which means power reversibility, no need for heavy snubbers, no critical timing, etc.), but, due to the small energy stored in the dc link, the input and output stages are coupled. Thus, inputloutput power balance must be ensured by the control, which must be fast and accurate. Another control task is to optimize the input performances, so as to obtain sinusoidal supply currents in phase with the line voltages.
A control strategy able to meet all desired requirements is described hereafter.
PRINCIPLES OF OPERATION
The basic converter configuration is shown in Fig. 1 . It looks like an usual indirect converter including two fullbridges converters and a tank capacitor in the dc link. Owing to the scheme symmetry, bidirectional power control is possible.
The left-side (input) bridge, connected to the supply line, is operated so as to absorb sinusoidal currents in phase with the line voltages. The right-side (output) bridge, feeding the load, is controlled to produce proper load voltages and currents. Both bridges are controlled by a PWM technique in order to obtain accurate waveform shaping and fast dynamic response.
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As our goal is to minimize the tank capacitor, the input converter must provide fast control of the energy exchange between line and storage capacitor. In fact, any inputloutput power unbalance causes a variation of the stored energy and, if the capacitor is small, the dc voltage may vary widely.
In order to obtain fast response of the input converter, a proper current control technique (e.g., hysteretic) can be adopted, which keeps each line current close to its reference, ensuring good accuracy and small delay time.
In any case, some dc voltage variations are unavoidable, but they should not affect the output performance. For this purpose, a suitable control technique must be adopted for the output converter [8]-[ 1 11. For instance, the current control technique described in [7] , which is inherently insensitive to dc voltage variations, could be adopted for both input and output bridges.
INPUT CONVERTER CONTROL
As mentioned above, input converter control is aimed at maintaining a constant dc link voltage irrespective of the current absorbed by the output stage. Moreover, a high-power factor must be ensured, which calls for sinusoidal, in-phase line currents. For this purpose, as shown in From (2), assuming equal values for I: and I:, we obtain:
which shows that line current amplitude is proportional to current I: by a term which depends on the working point.
Assuming, in a first instance, a fixed working point, we have that term: (4) is constant, so that (3) becomes:
Current reference amplitude I/* can therefore be calculated directly from the value of I:, which is the dc component of current i$ absorbed by the output converter. Accordingly, in the scheme of Fig. 1 In theory, the voltage control loop could work alone. However, sensing current 2; ensures a feed-forward action which speeds up the response.
In our implementation, the input current references are obtained from a look-up table in which the samples of three sinusoidal and symmetrical waveforms are stored. Then, a multiplying digital-to-analog converter converts these values in the analog ones (iy, ig, 2: ) with the amplitude I/*. A PLL is used to synchronize the current references with the line voltages. It keeps to zero the sum of the three phase current displacements, each given by an independent phase comparator. The PLL response is very slow, but this does not affect the system performance because the line frequency remains almost constant. The pull-in time of the PLL is included in the converter start-up time.
Iv. DYNAMIC RESPONSE
The size of the tank capacitor is heavily affected by the dynamic response of the dc voltage control loop. In fact, in presence of load transients, the capacitor energy changes according to the power unbalances occumng during the control settling time, and the capacitor must be sized in order to limit the corresponding dc voltage variations.
The speed of response of the input converter is limited by a low-pass filter in the current loop, which delays the feedforward action, and by the PI regulator, which determines the bandwidth of the voltage loop.
Consider in general that a fast voltage loop allows a reduction of the energy exchange and, consequently, of the capacitor size. On the other hand, it tends to modulate the input current amplitude, producing a distortion which affects the power factor.
In order to optimize the control parameters, let us first analyze the system dynamic. A suitable model is given by the block scheme of Fig. 2 , which is obtained by linearizing several feedback paths (p, y, and S), each accounting for different effects of dc voltage variation AUd.
As capacitor current I, is the difference beetwen current I: and I;, the variations of these latter variables can be considered separately.
Differentiating (1) we obtain:
The first term, which corresponds to the input block of Fig. 2 , accounts for the current taken from the tank capacitor due to a load power variation. Instead, the second term accounts for the current change due to a dc voltage variation. This latter term corresponds to loop p and shows a positive feedback, which may cause stability problems (for constant output power, if capacitor voltage U, decreases then output current 1; must increase, causing an additional reduction of the capacitor voltage). Feedback path y is related to the feed-forward action. It compensates (totally or partially) for positive feedback p, producing a variation of the capacitor current AI, which is opposite to that caused by p. If K is perfectly tuned the dotted box in Fig. 2 has unity gain and, assuming that the low-pass filter has also unity gain within the band of the control loop, the effects of feedback paths /? and y compensate each other.
Moreover, the resulting open-loop gain becomes independent of output power variation AP,.
The last feedback path (6) accounts for the PI compensation, which produces the correcting term I;, described above, and must be designed ito assume fast and stable converter response.
In the hypothesis of correctly tuned feedback path y, the open-loop gain of the voltage control loop is:
where T2 is a function of the working point, T is the time constant of the PI regulator, and K1 represents the total loop gain. K1 and T determine the system response and can be optimized by a proper design of the PI regulator. For stability computations, the delay related to the converter switching frequency must also be taken into account.
If line voltage U' or link voltage U d differ from their nominal value, (7) is no more valid because of a certain amount of detuning in loop y. This situation only occurs during wide load transients and cannot be analyzed by means of the smallsignal model described above. However, simulation done for various converter parameters demonstrated that the system detuning does not affect heavily the control dynamic. This was also experimentally verified, as it will be shown in the experimental results section.
V. CONVERTER DESIGN

A. Power Section
The power semiconductors are selected as for a standard voltage-fed half-bridge inverter. The only difference is that dc link voltage can vary more than usual, calling for a suitable voltage margin.
The input inductances, given switch type and modulation frequency, are designed to suit current ripple requirements.
The tank capacitor must be designed taking into account that:
the voltage ripple is due to the high-frequency components of the modulated dc currents of both converters; if all switches are tumed off, inductors energy flow in the capacitor, increasing its voltage; during the delay time of the voltage control loop, the output power demand must be sustained by the tank capacitor energy. It is easy to verify that the first two conditions are less critical than the third, which determines the capacitor size. The same condition determines the capacitor size also in the case of standard indirect converters: These latter, however, have longer response times due to the need of decoupling the input and output stages, thus calling for bigger capacitors.
Given response time T,. of the voltage control loop, which is limited by the switching frequency, and maximum expected variation of the output power AP,,,, the energy AWd exchanged by the tank capacitor can be estimated as: 
(9)
Given the maximum allowed dc link voltage variation AU,,,, the value of Cd tums out to be:
In this equation, response time T,. also accounts for the modulation delay of the input converter, which is related to its switching frequency. In practice, T, is in the order of a few modulation periods.
B. Control Section
The design can be done according to (4) and (7) . Given the switch modulation frequency, delay time T, is estimated first. Then, control bandwidth and PI regulator parameters are easily derived.
As mentioned above, the low-pass filter must have unity gain in the frequency band of the control loop, while it must have reduced gain at the modulation frequency, so as to avoid high-frequency noise on input current reference I t * . Therefore, the filter bandwidth is designed equal to the control bandwidth, its order resulting from the desired attenuation at the switching frequency. In our implementation a third-order low-pass filter was employed.
The bandwidths of the current and voltage sensors and of the reference generator do not affect the system stability, since they are normally wider than the control bandwidth.
VI. EFFECTS OF VOLTAGE
UNBALANCE AND LOAD UNSYMMETRY For the capacitor design, the presence of unbalanced line voltages or unsymmetrical load impedances must be taken into account carefully. In both cases, in fact, since control enforces sinusoidal and symmetrical line currents, the instantaneous input/output power balance cannot be satisfied. Thus, for a constant amplitude of the current references, low-frequency fluctuations may appear in the capacitor voltage. This can be faced by increasing the response speed of the voltage loop, causing a modulation of the input currents amplitude. As a consequence, some distortion on the line currents may appear and the total power factor is affected. This effect is common to all converters with reduced energy storage, in particular to matrix converters. It can be overcome by more sophisticated control strategies, like that described in [ 121, able to maintain a high-power factor irrespective of unbalances and unsymmetries. Some distortion is unavoidable however.
In practice, line voltage unbalances usually cause small dc voltage variations, as compared to those caused by large load power steps. Instead, large load unsymmetries may cause considerable power fluctuations, affecting the capacitor design.
VII. EXPERIMENTAL RESULTS
The actual operation of a quasi-direct converter was tested on a small prototype, designed according to the above criteria. Converter ratings are: Two different values for capacitor c d were tested. The first (60 pF) was designed to provide a dc voltage ripple in the steady state equal to 5% of the rated voltage. The second (160 pF) was designed according to (10) in order to achieve a 10% dc voltage variation in the case of full-power load step. The control delay T,. was selected at about 1 ms (five modulation periods).
In the practical implementation, tank capacitor Cd has been split in smaller capacitors, each connected across one inverter leg. In this way the high-frequency filtering action is improved (stray inductances are minimized) and nonelectrolytic capacitors can be employed.
Experimental results with the first capacitor are given in Fig. 3 , showing the system response to a sudden load variation. In particular this figure shows: input current amplitude reference It*, input line current it, load current i" (at 63 Hz) and link voltage u d . The load changes (transitions from noload to full-load and vice versa) are quickly compensated by the voltage control loop, but wide variations of dc voltage u d (up to 70 v ) occur due to the large power step. Due to these variations, the dc link voltage was kept below the rated value.
The voltage ripple at full-load results from load and line unbalances and, as explained above, slightly affects the input current waveforms.
An input power reversal occurs when opening the load (signal 1'* becomes negative), so as to extract the energy in excess from the tank capacitor. Fig. 4 shows the same converter waveforms with a 160-pF tank capacitor. The dc voltage variation remains within the desired limits, while the settling time is about the same as in the previous case. During transients, because of the changes in U& the gain of the dotted line block of Fig. 2 differs from unity, thus detuning the feed-forward control, which does not ensure the input/output power balance. However the closed-loop voltage control adjusts the input current amplitude rapidly, without any dynamic instability.
Lastly, Fig. 6 shows the input behavior at full load in the steady state. The line current results in phase with the supply voltage and a good power factor (0.98) is obtained, in spite of the considerable voltage distortion.
VIII. CONCLUSIONS
Quasi-direct converters have been discussed, which are characterized by circuit complexity and load performances similar to those of indirect ac/dc/ac converters, but require only a small energy storage in the dc link. This condition calls for instantaneous input/output power balance, which must be provided by the control. Accordingly, input performances become similar to those of matrix converters, but control is much simpler and a greater output voltage can be achieved. Morevover, four-quadrant switches are not needed.
Due to the significant reduction of energy storage capacitors, quasi-direct converters are inherently smaller and cheaper than 
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conventional solutions, and capable of higher power density and improved reliability.
